Infineon/CYPRESS S25FL256SAGMFI000
| Manufacturer | |
| MPN | S25FL256SAGMFI000 |
| LCSC Part # | C466856 |
| Packaging | SOIC-16-300mil |
| Customer # | |
| Key Attributes | 2.7V~3.6V 256Mbit 133MHz SPI SOIC-16-300mil Memory (ICs) |
| Datasheet |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory (ICs) | |
| Manufacturer | Infineon/CYPRESS | |
| Packaging | SOIC-16-300mil | |
| Voltage - Supply | 2.7V~3.6V | |
| Memory Size | 256Mbit | |
| Operating temperature | -40℃~+85℃ | |
| Program / Erase Cycles | 100,000 cycles | |
| Clock Frequency | 133MHz | |
| Features | Write enable latch;Power-on reset;Hardware write protection;Software write protection;ECC error correction | |
| Data Retention - TDR (Year) | 20 Years | |
| Page Programming Time (Tpp) | 340us | |
| Standby Supply Current | 70uA | |
| Interface | SPI |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 240 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
AI Translation
The Cypress S25FL128S and S25FL256S devices are flash non-volatile memory products using:
- MirrorBit technology - that stores two data bits in each memory array transistor
- Eclipse architecture - that dramatically improves program and erase performance
- 65 nm process lithography This family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface is called SPI Multi-I/O or MIO.
Features
AI Translation
- CMOS 3.0 Volt Core with Versatile I/O
- SPI with Multi-I/O
- SPI Clock polarity and phase modes 0 and 3
- DDR option
- Extended Addressing: 24- or 32-bit address options
- Serial Command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI families
- Multi I/O Command set and footprint compatible with S25FL-P SPI family
- READ Commands: Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDR
- AutoBoot - power up or reset and execute a Normal or Quad read command automatically at a preselected address
- Common Flash Interface (CFI) data for configuration information
- Programming (1.5 MBps)
- 256 or 512 Byte Page Programming buffer options
- Quad-Input Page Programming (QPP) for slow clock systems
- Automatic ECC-internal hardware Error Correction Code generation with single bit error correction
- Erase (0.5 to 0.65 MBps)
- Hybrid sector size option - physical set of thirty two 4-KB sectors at top or bottom of address space with all remaining sectors of 64 KB, for compatibility with prior generation S25-FL devices
- Uniform sector option - always erase 256-KB blocks for software compatibility with higher density and future devices
- Cycling Endurance: 100,000 Program-Erase Cycles, minimum
- Security features
- OTP array of 1024 bytes
- Block Protection: Status Register bits to control protection against program or erase of a contiguous range of sectors. Hardware and software control options
- Advanced Sector Protection (ASP): Individual sector protection controlled by boot code or password
- Cypress 65 nm MirrorBit Technology with Eclipse Architecture
- Temperature Range / Grade:
- Industrial (-40℃ to +85℃)
- Industrial Plus -40℃ to +105℃
- Automotive AEC-Q100 Grade 3 (-40℃ to +85℃)
- Automotive AEC-Q100 Grade 2 (-40℃ to +105℃)
- Automotive AEC-Q100 Grade 1 (-40℃ to +125℃)
Out of Stock
Notify Me
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 5.0744 | $ 5.07 |
| 10+ | $ 4.9664 | $ 49.66 |
| 30+ | $ 4.8954 | $ 146.86 |
| 100+ | $ 4.8243 | $ 482.43 |
Standard Packaging240/Full Tube | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory (ICs) | |
| Manufacturer | Infineon/CYPRESS | |
| Packaging | SOIC-16-300mil | |
| Voltage - Supply | 2.7V~3.6V | |
| Memory Size | 256Mbit | |
| Operating temperature | -40℃~+85℃ | |
| Program / Erase Cycles | 100,000 cycles | |
| Clock Frequency | 133MHz | |
| Features | Write enable latch;Power-on reset;Hardware write protection;Software write protection;ECC error correction | |
| Data Retention - TDR (Year) | 20 Years | |
| Page Programming Time (Tpp) | 340us | |
| Standby Supply Current | 70uA | |
| Interface | SPI |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 240 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
AI Translation
The Cypress S25FL128S and S25FL256S devices are flash non-volatile memory products using:
- MirrorBit technology - that stores two data bits in each memory array transistor
- Eclipse architecture - that dramatically improves program and erase performance
- 65 nm process lithography This family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface is called SPI Multi-I/O or MIO.
Features
AI Translation
- CMOS 3.0 Volt Core with Versatile I/O
- SPI with Multi-I/O
- SPI Clock polarity and phase modes 0 and 3
- DDR option
- Extended Addressing: 24- or 32-bit address options
- Serial Command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI families
- Multi I/O Command set and footprint compatible with S25FL-P SPI family
- READ Commands: Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDR
- AutoBoot - power up or reset and execute a Normal or Quad read command automatically at a preselected address
- Common Flash Interface (CFI) data for configuration information
- Programming (1.5 MBps)
- 256 or 512 Byte Page Programming buffer options
- Quad-Input Page Programming (QPP) for slow clock systems
- Automatic ECC-internal hardware Error Correction Code generation with single bit error correction
- Erase (0.5 to 0.65 MBps)
- Hybrid sector size option - physical set of thirty two 4-KB sectors at top or bottom of address space with all remaining sectors of 64 KB, for compatibility with prior generation S25-FL devices
- Uniform sector option - always erase 256-KB blocks for software compatibility with higher density and future devices
- Cycling Endurance: 100,000 Program-Erase Cycles, minimum
- Security features
- OTP array of 1024 bytes
- Block Protection: Status Register bits to control protection against program or erase of a contiguous range of sectors. Hardware and software control options
- Advanced Sector Protection (ASP): Individual sector protection controlled by boot code or password
- Cypress 65 nm MirrorBit Technology with Eclipse Architecture
- Temperature Range / Grade:
- Industrial (-40℃ to +85℃)
- Industrial Plus -40℃ to +105℃
- Automotive AEC-Q100 Grade 3 (-40℃ to +85℃)
- Automotive AEC-Q100 Grade 2 (-40℃ to +105℃)
- Automotive AEC-Q100 Grade 1 (-40℃ to +125℃)
Compliance & Export Codes
| Type | Details |
|---|---|
| ECCN | 3A991b1a |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |
| Type | Details |
|---|---|
| ECCN | 3A991b1a |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| Type | Details |
|---|---|
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |
