LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
MXIC MX25L25635FZ2I-10G product image
  • MX25L25635FZ2I-10G thumbnail 1
  • MX25L25635FZ2I-10G thumbnail 2
  • MX25L25635FZ2I-10G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MXIC MX25L25635FZ2I-10GRoHS

Manufacturer
MXIC
MPN
MX25L25635FZ2I-10G
LCSC Part #
C382735
Packaging
WSON-8-EP(6x8)
Customer #
Key Attributes
2.7V~3.6V 256Mbit 133MHz SPI WSON-8-EP(6x8) Memory (ICs) RoHS
Datasheetpdf iconMXIC MX25L25635FZ2I-10G
Not available now

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory (ICs)
ManufacturerMXIC
PackagingWSON-8-EP(6x8)
Voltage - Supply2.7V~3.6V
Memory Size256Mbit
Operating temperature-40℃~+85℃
Program / Erase Cycles100,000 cycles
Clock Frequency133MHz
FeaturesWrite enable latch;Hardware write protection;Software write protection;Absolute write protection
Data Retention - TDR (Year)20 Years
Page Programming Time (Tpp)500us
InterfaceSPI
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging480
Sales UnitPiece

Features

AI Translation
  • Supports Serial Peripheral Interface -- Mode 0 and Mode 3
  • Single Power Supply Operation - 2.7 to 3.6 volt for read, erase, and program operations
  • 256Mb: 268,435,456 x 1 bit structure or 134,217,728 x 2 bits (two I/O mode) structure or 67,108,864 x 4 bits (four I/O mode) structure
  • Protocol Support - Single I/O, Dual I/O and Quad I/O
  • Latch-up protected to 100mA from -1V to Vcc +1V
  • Fast read for SPI mode - Support clock frequency up to 133MHz for all protocols - Support Fast Read, 2READ, DREAD, 4READ, QREAD instructions. - Configurable dummy cycle number for fast read operation
  • Quad Peripheral Interface (QPI) available
  • Equal Sectors with 4K byte each, or Equal Blocks with 32K byte each or Equal Blocks with 64K byte each - Any Block can be erased individually
  • Programming : - 256byte page buffer - Quad Input/Output page program(4PP) to enhance program performance
  • Typical 100,000 erase/program cycles
  • 20 years data retention
  • Input Data Format - 1-byte Command code
  • Advanced Security Features - Block lock protection The BP0-BP3 and T/B status bits define the size of the area to be protected against program and erase instructions - Advanced sector protection function (Solid and Password Protect)
  • Additional 4K bit security OTP - Features unique identifier - Factory locked identifiable, and customer lockable
  • Command Reset
  • Program/Erase Suspend and Resume operation
  • Electronic Identification - JEDEC 1-byte manufacturer ID and 2-byte device ID - RES command for 1-byte Device ID - REMS command for 1-byte manufacturer ID and 1-byte device ID
  • Support Serial Flash Discoverable Parameters (SFDP) mode
  • SCLK Input - Serial clock input
  • SI/SIO0 - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
  • SO/SIO1 - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
  • WP#/SIO2 - Hardware write protection or serial data Input/Output for 4 x I/O read mode
  • RESET#/SIO3 - Hardware Reset pin