LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
WCH CH554G product image
  • CH554G thumbnail 1
  • CH554G thumbnail 2
  • CH554G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

WCH CH554GRoHS

Manufacturer
WCHAsian Brands
MPN
CH554G
LCSC Part #
C114295
Packaging
SOP-16
Customer #
Key Attributes
8-bit enhanced USB microcontroller
Datasheetpdf iconWCH CH554G
In-Stock: 997
997 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 1.2767$ 1.28
10+$ 1.1017$ 11.02
50+$ 1.0061$ 50.31
100+$ 0.8976$ 89.76
500+$ 0.849$ 424.50
1,000+$ 0.8263$ 826.30
Standard Packaging50/Full Tube
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/Microcontrollers
ManufacturerWCH
PackagingSOP-16
ADC (Bit)8bit
Program Memory TypeFLASH
Voltage - Supply3.3V~5V
Program Storage Size16KB
CPU Core51 Series
CPU Maximum Speed24MHz
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging50
Sales UnitPiece

Introduction

AI Translation

The CH554 is an enhanced E8051 core MCU compatible with the MCS51 instruction set, with 79% of its instructions being single-byte single-cycle instructions, achieving an average instruction speed 8~15 times faster than standard MCS51. The CH554 supports a maximum system clock frequency of 24MHz, with built-in 16K program ROM, 256 bytes of internal iRAM, and 1K bytes of on-chip xRAM with DMA support. The CH554 integrates ADC, capacitive touch key detection, 3 timer/capture/PWM units, dual UART, SPI, and supports both USB-Host and USB-Device modes.

Features

AI Translation
  • Core: Enhanced E8051 core, compatible with MCS51 instruction set; 79% of instructions are single-byte single-cycle, with average instruction speed 8~15× faster than standard MCS51; dedicated XRAM fast data copy instruction; dual DPTR pointers.
  • ROM: 16KB reprogrammable non-volatile ROM, usable entirely as program storage; or partitioned into a 14KB program area and a 2KB BootLoader/ISP area.
  • DataFlash: 128-byte rewritable non-volatile data memory, supporting byte-level data modification.
  • RAM: 256-byte internal iRAM for fast data buffering and stack; 1KB on-chip xRAM for bulk data buffering and DMA access.
  • USB: Integrated USB controller and transceiver; supports USB-Host and USB-Device modes; supports USB Type-C host/device detection; supports USB 2.0 full-speed 12Mbps or low-speed 1.5Mbps; max 64-byte packets; built-in FIFO with DMA support.
  • Timer: 3 timer groups; T0/T1/T2 are standard MCS51 timers.
  • Capture: Timer T2 extended to support 2-channel signal capture.
  • PWM: 2 PWM output groups; PWM1/PWM2 are 2-channel 8-bit PWM outputs.
  • UART: 2 asynchronous serial ports, both supporting high baud rates; UART0 is a standard MCS51 serial port.
  • SPI: SPI controller with built-in FIFO; clock frequency up to half of system clock Fsys; supports simplex multiplexed serial data I/O; supports Master/Slave modes.
  • ADC: 4-channel 8-bit ADC with voltage comparison support.
  • Touch-Key: 6-channel capacitive sensing; supports up to 15 touch keys; supports independent timer interrupts.
  • GPIO: Up to 17 GPIO pins (including X1/X0, RST, and USB signal pins).
  • Interrupt: 14 interrupt sources — 6 standard MCS51-compatible interrupts (INT0, T0, INT1, T1, UART0, T2) plus 8 extended interrupts (SPI0, TKEY, USB, ADC, UART1, PWMX, GPIO, WDOG); GPIO interrupt selectable from 7 pins.
  • Watch-Dog: 8-bit presettable watchdog timer WDOG with timer interrupt support.
  • Reset: 4 reset sources — built-in power-on reset; software reset; watchdog overflow reset; optional external pin reset.
  • Clock: Built-in 24MHz clock source; external crystal supported via multiplexed GPIO pins.
  • Power: Built-in 5V-to-3.3V LDO; supports 5V, 3.3V, or 2.8V supply voltage; supports low-power sleep; supports wake-up via USB, UART0, UART1, SPI0, and selected GPIO pins.
  • On-chip unique ID.